

A COMPREHENSIVE REVIEW OF MULTI-LEVEL INVERTER TOPOLOGIES, MODULATION STRATEGIES, AND INDUSTRIAL APPLICATIONS

Satish Kumar¹, Saurabh Gupta²

Research Scholar¹, Associate Professor² Technocrats Institute of Technology and Science, bhopal

ABSTRACT- Multi-level Inverters (MLIs) have emerged as a dominant technology for high-power, medium-voltage energy conversion systems because they can synthesise high-quality output voltage waveforms with reduced total harmonic distortion (THD), lower dv/dt stress on semiconductor switches, reduced electromagnetic interference (EMI), and lower common-mode voltage. This review paper presents a detailed structural and operational synthesis of conventional MLI topologies—including Neutral-Point-Clamped (NPC), Flying Capacitor (FC), and Cascaded H-Bridge (CHB)—alongside recent advanced reduced-switch-count topologies. Pulse-Width Modulation (PWM) and selective harmonic elimination strategies are critically evaluated. The paper thoroughly examines applications across renewable energy integration, high-voltage direct current (HVDC) transmission, flexible AC transmission systems (FACTS), and electric vehicle drives, and concludes with future research frontiers in Wide Bandgap (WBG) device integration.

Keywords: Multi-Level Inverter (MLI), Neutral-Point-Clamped (NPC), Flying Capacitor (FC), Cascaded H-Bridge (CHB), Total Harmonic Distortion (THD), Pulse Width Modulation (PWM), Wide Bandgap (WBG) Semiconductors.

I. INTRODUCTION

In modern power electronics, the demand for efficient, high-power, and medium-voltage conversion systems has expanded exponentially. Applications such as grid integration of renewable energy sources (solar photovoltaics and wind power generation), industrial motor drives, High-Voltage Direct Current (HVDC) transmission, and Flexible AC Transmission Systems (FACTS) demand converters capable of operating at elevated voltage thresholds while maintaining exceptionally high power quality and operational efficiency. Traditional two-level inverters face fundamental physical limitations when deployed in medium-to-high voltage regimes. Achieving higher output voltages with conventional two-level topologies requires either series-connected power semiconductor devices—introducing complex dynamic voltage

balancing challenges—or step-up bulky transformers, which increase overall system weight, foot-print, and acoustic noise. Furthermore, two-level inverters generate high voltage gradients (dv/dt), resulting in severe electromagnetic interference (EMI), insulation stress on electrical machine windings, and significant harmonic distortion that necessitates high-order passive filtering.

To overcome these inherent constraints, Multi-Level Inverters (MLIs) were introduced by Nabae et al. in the early 1980s. The core operating principle of an MLI is to synthesize a staircase output voltage waveform from several lower DC voltage sources or split capacitor voltage steps. As the number of output levels increases, the synthesized stepped waveform approaches a pure sinusoidal wave shape, leading to a drastic reduction in total harmonic distortion (THD) and switching stress across individual semiconductor switches.

Over the past three decades, multi-level power conversion technology has matured from basic three-level concepts into complex high-level structures, including commercial Modular Multilevel Converters (MMCs) operating in gigawatt-scale power systems. This review provides a comprehensive overview of fundamental MLI structures, advanced topologies, modulation techniques, industrial applications, and emerging technological trends.

II. CLASSIC MULTI-LEVEL INVERTER TOPOLOGIES

Multi-level inverter architectures are traditionally categorized into three classical topologies: Neutral-Point-Clamped (NPC), Flying Capacitor (FC), and Cascaded H-Bridge (CHB). Each architecture presents distinct trade-offs regarding component

count, voltage balancing requirements, modularity, and control complexity.

A. Neutral-Point-Clamped (NPC) Inverter

The Neutral-Point-Clamped (NPC) converter, also known as the Diode-Clamped MLI, was introduced in 1981 and remains one of the most widely adopted medium-voltage industrial converter topologies. In a three-level NPC topology, a single DC bus is divided into two voltage steps by two series-connected DC capacitors, providing a neutral point (N).

The phase leg consists of four active semiconductor switches (e.g., IGBTs) connected in series with anti-parallel diodes, along with two clamping diodes. The clamping diodes tie the mid-point of switch pairs to the neutral point, ensuring that the voltage stress across any single switch is limited to half of the total DC bus voltage ($V_{dc}/2$).

While highly efficient at three voltage levels, scaling the conventional NPC structure to five or more levels presents significant practical challenges: the number of required clamping diodes increases quadratically with the number of levels ($N_{diodes} = (m-1)(m-2)$ per phase, where m is the level count), leading to severe spatial layout complications, unequal current distribution among diodes, and non-uniform semiconductor losses.

B. Flying Capacitor (FC) Inverter

Introduced by Meynard and Foch in 1992, the Flying Capacitor (FC) or Capacitor-Clamped inverter utilizes floating capacitors to clamp the voltage across active switches instead of clamping diodes. An m -level FC inverter requires $(m-1)$ DC-link capacitors and $(m-1)(m-2)/2$ flying capacitors per phase leg.

The primary advantage of the FC topology is its structural modularity and natural switching state redundancy. The multiplicity of switching paths allowing identical output voltage levels provides an opportunity to active balance the flying capacitor voltages through appropriate switching vector selection. Additionally, FC topologies offer fault-tolerant operational capabilities.

However, the main drawbacks involve the high volume, weight, and cost associated with numerous high-voltage capacitors, complex pre-charging sequences required at system startup, and thermal management challenges related to internal flying capacitor banks.

C. Cascaded H-Bridge (CHB) Inverter

The Cascaded H-Bridge (CHB) topology achieves multi-level voltage synthesis by connecting multiple full-bridge (H-bridge) power modules in series per phase leg. Each H-bridge cell is fed by an isolated, independent DC voltage source (e.g., multi-winding transformer outputs or separate photovoltaic strings). For a CHB inverter with k H-bridge power cells per phase, the synthesized phase output voltage yields $m = 2k + 1$ discrete levels. The modular nature of CHB structures allows effortless scaling to higher voltage levels by simply cascading standardized low-voltage power units. Furthermore, the absence of clamping diodes and flying capacitors eliminates complex voltage balancing algorithms.

CHB topologies are divided into symmetric (equal DC source voltages) and asymmetric configurations (unequal DC source voltages, e.g., binary or ternary ratios). Asymmetric CHB configurations dramatically increase the number of output levels without expanding switch count, though they lose standardized modularity and uniform power distribution.

D. Topographical Comparative Synthesis

Table 1 summarizes the key structural and operational characteristics of classic m -level multi-level inverter topologies.

Topology Parameter	Neutral-Point-Clamped	Flying Capacitor	Symmetric Cascaded Bridge	H-Bridge	Modular Multilevel (MMC)
Main Switches (per phase)	$2(m - 1)$	$2(m - 1)$	$2(m - 1)$		$2(m - 1)$
Clamping Diodes (per phase)	$(m - 1)(m - 2)$	0	0		0
DC Bus Submodule Capacitors	/ $m - 1$	$(m - 1)(m - 2) / 2$	k sources)	(Isolated	$2(m - 1)$ Submodules
Capacitor Voltage Balancing	Complex ($m > 3$)	Moderate (Redundancy)	Not Applicable		Very Complex (Active)
Modularity & Scalability	Low	Moderate	Extremely High		Extremely High (HVDC Standard)

III. ADVANCED AND REDUCED-SWITCH TOPOLOGIES

Although classical topologies are well-established, their widespread adoption at very high level counts is limited by economic and reliability factors due to large component counts and gate driver circuit requirements. Recent research has focused heavily on Reduced Switch Count Multi-Level Inverters (RSC-MLIs) and the Modular Multilevel Converter (MMC).

A. Modular Multilevel Converter (MMC)

Introduced by Lesnicar and Marquardt in 2003, the Modular Multilevel Converter (MMC) represents the modern benchmark for high-power HVDC transmission. The MMC structure consists of upper and lower arm submodules (half-bridge or full-bridge circuits) connected in series with arm inductors.

Key operational advantages of MMC include centralized DC-link elimination, complete modular redundancy, flawless continuous operation during single-cell fault scenarios, and the capacity to synthesize hundreds of voltage steps without intermediate power transformers.

B. Switched-Capacitor and Packed U-Cell (PUC) Topologies

To minimize isolated DC source requirements while maintaining low switch counts, researchers have introduced Switched-Capacitor MLIs (SC-MLIs) and Packed U-Cell (PUC) configurations. SC-MLIs utilize self-charging capacitor mechanisms during specific switching states to boost output voltage beyond the input source voltage.

The PUC topology optimizes switch and capacitor count by packaging two switches and one capacitor into individual U-cell units. A 7-level PUC topology requires only 6 switches and 1 auxiliary capacitor, achieving significant weight and space reductions compared to classic 7-level NPC or FC topologies.

IV. MODULATION STRATEGIES FOR MULTI-LEVEL INVERTERS

Modulation techniques for MLIs dictate power switching losses, total harmonic distortion (THD), electromagnetic compatibility, and dynamic performance. Modulation strategies are generally divided by switching frequency into Low Switching Frequency (fundamental frequency) and High Switching Frequency (PWM) methods.

A. Fundamental Switching Frequency Methods

Fundamental frequency switching methods operate switches once or twice per line cycle, minimizing switching losses and making them highly suitable for ultra-high-power applications.

1. Selective Harmonic Elimination (SHE-PWM): Pre-calculated switching angles are determined off-line using transcendental mathematical equations (typically solved via Newton-Raphson or evolutionary algorithms) to eliminate specific low-order harmonics (e.g., 5th, 7th, 11th) while controlling fundamental voltage magnitude.

2. Nearest Level Control (NLC): Ideal for high-level counts ($m > 11$), NLC directly rounds the reference continuous voltage waveform to the nearest synthesized discrete voltage level. NLC avoids complex carrier comparisons and exhibits near-zero switching losses.

B. High Switching Frequency Pulse Width Modulation (PWM)

High-frequency techniques continuously modulate power switches to push harmonic content to higher frequency bands where passive filtering is compact and inexpensive.

1. Multi-Carrier Sinusoidal PWM (MS-PWM): Uses $(m-1)$ triangular carrier signals compared against a sinusoidal reference. Carrier arrangement variations include Phase Disposition (PD), Phase Opposition Disposition (POD), and Alternative Phase Opposition Disposition (APOD). Among these, PD-PWM yields the lowest line-to-line voltage THD.

2. Space Vector Modulation (SVM): Computes switching state vector durations within a multi-dimensional spatial vector space. SVM provides 15.45% higher DC-bus voltage utilization compared to SPWM and offers dynamic control over neutral-point balancing and common-mode voltage reduction.

V. INDUSTRIAL APPLICATIONS

Multi-level inverters have transformed high-power electrical engineering by expanding the operational

boundaries of solid-state medium-voltage applications.

A. Renewable Energy Integration

In utility-scale Photovoltaic (PV) power plants, multi-level central and multi-string inverters (predominantly 3-level NPC and CHB configurations) allow direct grid connection at 1.5 kV DC bus thresholds, eliminating massive step-up transformers and boosting efficiency beyond 98.8%.

For offshore wind turbine generation systems, MMC and high-level CHB topologies convert variable-frequency AC power generated by permanent magnet synchronous generators (PMSG) into stable grid-compliant power.

B. High-Voltage Direct Current (HVDC) & FACTS

Modular Multilevel Converters (MMCs) dominate modern Voltage Source Converter (VSC)-HVDC grid links (e.g., European offshore wind interconnections). MMCs handle DC bus voltages exceeding ± 500 kV, featuring low switching losses, exceptional grid fault ride-through capabilities, and black-start functionality.

In Flexible AC Transmission Systems (FACTS), Static Synchronous Compensators (STATCOMs) utilizing CHB architectures provide sub-cycle reactive power compensation and dynamic voltage stabilization.

C. Electric Transportation and Heavy Industry Drives

Medium-voltage motor drives for industrial rolling mills, marine propulsion systems, mining conveyers, and high-speed rail traction utilize 3-level NPC and 5-level CHB drives to minimize motor acoustic noise, bearing breakdown currents, and thermal stress on motor insulation.

VI. FUTURE TRENDS AND RESEARCH CHALLENGES

Despite significant technological progress, next-generation multi-level conversion technologies

continue to evolve in response to several key frontiers:

1. Integration of Wide Bandgap (WBG) Semiconductors: The transition from Silicon (Si) IGBTs to Silicon Carbide (SiC) MOSFETs and Gallium Nitride (GaN) HEMTs enables dramatically higher switching frequencies (over 100 kHz), operating temperatures, and conversion efficiencies. Integrating WBG devices with multi-level structures significantly reduces passive filter sizes, though high dV/dt transients require advanced gate driver protection.
2. Artificial Intelligence and Control Optimization: Implementation of Model Predictive Control (MPC), Neural Network-based PWM strategies, and real-time reinforcement learning for multi-objective optimization (simultaneous THD minimization, dynamic voltage balancing, and switching loss reduction).
3. Fault Diagnostics and Self-Healing Reliability: Advanced fault-detection algorithms based on machine learning paired with redundant hardware topologies (e.g., bypass switches in MMC submodules) ensure uninterrupted continuous operation in mission-critical applications.

VII. CONCLUSION

Multi-level inverters have proven to be an indispensable enabling technology for high-power medium-voltage energy management. Classical topologies (NPC, FC, CHB) maintain strong industrial positions, while Modular Multilevel Converters (MMC) define the state-of-the-art for ultra-high-power transmission. Emerging reduced-switch topologies and Wide Bandgap semiconductor integration promise further improvements in power density, efficiency, and power quality. Future research will continue to synthesize intelligent, self-healing control algorithms with high-frequency WBG multi-level architectures.

REFERENCES

- [1] A. Nabae, I. Takahashi, and H. Akagi, 'A new neutral-point-clamped PWM inverter,' IEEE Transactions on Industry Applications, vol. IA-17, no. 5, pp. 518-523, 1981.
- [2] T. A. Meynard and H. Foch, 'Multi-level conversion: high voltage choppers and voltage-source inverters,' IEEE Power Electronics Specialists Conference (PESC), pp. 397-403, 1992.
- [3] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Pérez, 'A survey on modular multilevel converters—topologies, control, and applications,' IEEE Transactions on Industrial Electronics, vol. 60, no. 8, pp. 2674-2688, 2010.
- [4] J. Rodriguez, J.-S. Lai, and F. Z. Peng, 'Multilevel inverters: a survey of topologies, controls, and applications,' IEEE Transactions on Industrial Electronics, vol. 49, no. 4, pp. 724-738, 2002.
- [5] A. Lesnicar and R. Marquardt, 'An innovative modular multilevel converter topology suitable for wide power range,' IEEE Power Tech Conference Proceedings, vol. 3, pp. 1-6, 2003.
- [6] S. Kouro et al., 'Recent advances and industrial applications of multilevel converters,' IEEE Transactions on Industrial Electronics, vol. 57, no. 8, pp. 2553-2580, 2010.
- [7] H. Abu-Rub, J. Holtz, J. Rodriguez, and G. Baoming, 'Medium-voltage multilevel converters—State of the art, challenges, and requirements in industrial applications,' IEEE Industrial Electronics Magazine, vol. 4, no. 2, pp. 38-49, 2010.
- [8] E. Babaei, S. Laali, and Z. Bayat, 'A new general topology for cascaded multilevel inverters with reduced number of components,' IEEE Transactions on Industrial Electronics, vol. 61, no. 8, pp. 3932-3939, 2014.